Abstract -This paper presents the status of high-speed SiGe BiCMOS technologies at STMicroelectronics. Process and electrical characteristics of two 120-nm platforms, qualified or under development, are presented together with results demonstrated on optical and millimeter-wave circuits. Advanced developments addressing end-of-roadmap BiCMOS are also presented and discussed.
I. INTRODUCTION
SiGe BiCMOS technologies extend the application range of Si technologies towards higher frequencies. Just as the frequency limit of CMOS technologies is increased with gate length reduction, encroaching on markets and products which were covered by BiCMOS in the past, SiGe BiCMOS is now able to address applications above 50 GHz, previously the domain of Ill-V technologies. Although these very same high-speed applications are also targeted by advanced CMOS technologies, SiGe BiCMOS continues to have the performance edge [1] . This paper presents the status of ST's most advanced high-speed SiGe BiCMOS technologies going from a production 120-nm BiCMOS platform to current developments on highspeed HBTs for end-of-roadmap CMOS nodes. Approaches to increase device performance, which take into account integration constraints of advanced CMOS, are summarized and results are presented. We finally discuss the perspectives of high-speed BiCMOS technologies.
II. CURRENT STATUS: 120-NM BiCMOS PLATFORMS
A. A platform available for production: BiCMOS9
The most advanced high-speed SiGe BiCMOS technology in production at STMicroelectronics is the socalled BiCMOS9 [2] . This technology, whose main characteristics are summarized in Table 1 , offers a quasi self-aligned (QSA) 160-GHzfT I/f.., Si/SiGeC HBT (f, and frax being respectively the transit and the maximum oscillation frequencies), dual VT (high performance / low leakage) and dual gate oxide (1.2 V / 2.5 V) 120-nm CMOS devices, passives and a 6-level copper back-end. A high-voltage HBT (BVCEO = 3 V) is also available. Manufacturability of this technology is assessed by the histograms shown in Fig. 1 for the current gain (at medium injection) and the pinched base resistance of bipolar transistors. These statistics have been collected on 45 lots produced in the last 9 months (January Ist to beginning of October 2006). Standard deviation is about 10% for the current gain and below 5% for the pinched base resistance.
BiCMOS9 has been designed to address optical networking and wireless applications up to 40 Gb/s-40 GHz. Numerous circuits have been fabricated in this technology, demonstrating its suitability for the targeted applications. A low-power flip-flop (2.5 V / 20 mW) has been validated at 40+ Gb/s [3] . Fig. 2 and Fig. 3 [4] - [5] . Millimeter-wave building blocks such as a 40-GHz LNA [6] , a 70-GHz frequency divider [7] and a 95-GHz VCO [8] at 120-nmHBiCMOSzretimerdiephoto [3] .remains eow 0.2 nA at low injecton .e. bcelo foalth arasTh shp ofhebe cuffent observed at low VBE on yield monitors is the signature of a band-to-band tunneling cuffent [11] .
Besides, Fig. 6 shows that HF characteristics are very uniform with standard deviations below 2% within a wafer (76 dice) for bothfT andfa., AA:ALAAA [7] . The divider was tested over temperature and found to divide up to 97 GHz at 50°C and up to 91 GHz at 100°C (Fig. 7) . A 105-GHz VCO with a phase noise of -101.3 dBc/Hz at 1 MHz offset has also been fabricated [8] . It delivers +2.7 dBm of differential output power at 25°C, with operation up to 125°C. The measured spectrum of this record performance VCO is given in Fig. 8 . We have verified, using a bipolar-only technology which has built in the main constraints of BiCMOS integration, that circuits specifications could indeed be [8] .
The second limitation of BiCMOS9 is the back-end of line (BEOL). Indeed, all the previous results were obtained with a 6-copper metal layers digital CMOS BEOL, featuring 50-Q microstrip (MS) transmission lines (TL) with a poor attenuation constant a of 1.2 dB/mm at 80 GHz. BiCMOS9MW, whose development is under way, removes these two limitations since it embeds a 230-GHz fT / 280-GHz fmax HBT together with a BEOL dedicated to millimeter-wave applications, featuring a= 0.5 dB/mm at 80 GHz (cf. Fig. 9 and Table I On the contrary, high-speed BiCMOS roadmap is driven, on one hand by the increase of the optical communications data rate, and on the other hand by the emergence of applications at higher frequencies. The result of this is a step-by-step roadmap aiming at the best combination between CMOS density and HBT performance. This roadmap will go on as long as Si/SiGeC HBT performances can be pushed forward (with significant advantages over CMOS) and applications at ever increasing frequencies carry on.
Advanced developments are in progress to further improve device characteristics, always having the BiCMOS integration as a target. Since HBT performance is not directly linked to a CMOS node, the improvement can be made inside a node (cf. BiCMOS9 / BiCMOS9MW) or from one node to another. Nevertheless, FEOL (front-end of line) and BEOL processing, overall thermal budget, and available design rules have an impact on the HBT performance through the vertical profile and/or the lateral dimensions. f, is indeed mainly determined by the vertical profile while lateral dimensions have considerable impact on fm, NFmin and power consumption.
B. From 120 nm to 65 nm...and 45 nm to the end of the roadmap From the current 120-nm node to the next 90-nm and 65-nm nodes, the main limitations are first, the final anneal performed for CMOS junctions activation (-1100°C: only -30°C reduction in 65 nm compared to 120 nm and 90 nm) and second, the BEOL design rules that are not in favor of the high current densities needed by the HBT. It is indeed important to notice that raising the collector doping to delay the onset of the Kirk effect, which is an efficient way to improve f, leads to an increase of the collector current density at peak f, (cf. Fig. 10 ). The limits of our present bipolar architecture, with the integration scheme in use (HBT between polygate deposition and final anneal), is probably close to 300-GHz f, for a CMOS spike anneal of -1100°C: 280-GHzfT and 300-GHzf, f has indeed been achieved while the extracted intrinsic cut-off frequencies of this device are 380-GHz f, and 350-GHzfwax (cf. Fig. 11 ). Cryogenic measurements have shown that this architecture can potentially reach higher performances (at room temperature, with a different integration scheme) since -400-GHz f, and 440-GHz f,W have been measured at 50 K (cf. Fig. 12 ). This is the highest f,W ever reported for a SiGe:C HBT since the device reported in [12] features a relatively low fwax that does not increase significantly at low temperature. Circuit results have indeed shown that f.. must not be sacrificed for f, [7] . Architectural changes are currently being investigated to approach cryogenic performances at room temperature, without changing the integration scheme and keeping the 1 100°C spike anneal. JC @ peak fT (mA/pm ) 20 dopant activation with nearly no diffusion. This is favorable for realizing narrow neutral base widths but calls for the development of new materials for the extrinsic base and for the emitter: For example, arsenic has to be replaced by phosphorus for the in-situ doping of the polyemitter. A TEM cross-section of a first device using a boron in-situ doped polybase, a phosphorus-doped emitter and nickel silicide is shown in Fig. 13 . Beyond 45 nm, the use of very thin SOI substrates that could belong to the mainstream CMOS will exacerbate the BiCMOS integration challenge [13] . From the 45-nm CMOS node to the end of the roadmap, the situation is reversed for the thermal budget since spike annealing is replaced by laser annealing, which allows Tunneling currents may appear [11] due to this scaling and, more classically, BVCEO decreases for increasing fT.
Therefore, the main hurdle to maintaining a significant advantage over CMOS is to break up the classical tradeoff between BVCEO and f. A significant improvement has been achieved in the past years with the introduction of carbon in the base to reduce boron diffusion.
Solutions currently investigated to increase BVCEO without affecting f, focus on the increase on the base current [14] - [15] - [16] . Results of recent investigations, summarized in Fig. 14, have shown an encouraging progress of more than 50 GHz.V of the f, x BVCEO product by increasing the base current through base [15] or through emitter [16] engineering. This last solution, relying on a 'metallic' emitter transistor, can be obtained in a robust way by using an original process of poly replacement through contact holes (Fig. 15) .
Nevertheless, high-power / high-frequency circuits will still require III-V technologies, in which breakdown voltages benefit from larger bandgap materials. [16] and 'neutral base recombination' [15] HBTs are compared to more standard devices (reference). Fig. 15 . TEM cross-section of a FSA Si/SiGeC HBT (WE-150nm) featuring a 'metallic emitter' obtained with a 'Poly REplacement Through Contact Holes' process [16] . 
